Rakuten Kobo

Carrito de compra

Artículos no disponibles para compra.

Por favor revisa tu carrito. Puedes eliminar los artículos no disponibles ahora o los eliminaremos nosotros automáticamente al momento de pagar.

artículosartículo

- Acceso ilimitado a eBooks
  
  Acceso ilimitado a audiolibros
  
  Sin compromiso, cancela en cualquier momento en kobo.com/account/subscriptions
  
  Recibe 1 crédito cada mes para el audiolibro de tu elección
  
  Sin compromiso, cancela en cualquier momento en kobo.com/account/subscriptions
  
  Acceso ilimitado a eBooks
  
  Acceso ilimitado a audiolibros
  
  Sin compromiso, cancela en cualquier momento en kobo.com/account/subscriptions
  Audiolibro
  de ,
  
  Disponible el:
  
  . Sin compromiso, cancela en cualquier momento en kobo.com/account/subscriptions.
  
  Preventa
  1 audiolibro mensual
  
  + Prueba gratis de 30 días
  
  Oferta especial
  
  Recibe 1 crédito cada mes para intercambiarlo por un audiolibro de tu elección.
  
  *Sin compromiso, cancela en cualquier momento
  
  GRATIS

artículosartículo

Acceso ilimitado a eBooks

Acceso ilimitado a audiolibros

Sin compromiso, cancela en cualquier momento en kobo.com/account/subscriptions

Recibe 1 crédito cada mes para el audiolibro de tu elección

Sin compromiso, cancela en cualquier momento en kobo.com/account/subscriptions

Acceso ilimitado a eBooks

Acceso ilimitado a audiolibros

Sin compromiso, cancela en cualquier momento en kobo.com/account/subscriptions
Audiolibro
de ,

Disponible el:
. Sin compromiso, cancela en cualquier momento en kobo.com/account/subscriptions.

Preventa
1 audiolibro mensual

+ Prueba gratis de 30 días

Oferta especial

Recibe 1 crédito cada mes para intercambiarlo por un audiolibro de tu elección.

*Sin compromiso, cancela en cualquier momento

GRATIS

Recomendado para ti

Skip side bar filters

Symbolic Parallelization of Nested Loop Programs

de Alexandru-Petru Tanase, Frank Hannig, Jürgen Teich ...

Series series Engineering (R0)
This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime ... Leer más

$89.99 USD

This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime
... Leer más

SVA: The Power of Assertions in SystemVerilog

de Surrendra Dudani, Eduard Cerny, John Havlicek, Dmitry Korchemny ...

Series series Engineering (R0)
This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of ... Leer más

$107.99 USD

This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of
... Leer más
Digital Logic Design Using Verilog

Coding and RTL Synthesis

de Vaibbhav Taraate ...

Series series Engineering (R0)
This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The ... Leer más

$89.99 USD

This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The
... Leer más
Correct-by-Construction Approaches for SoC Design

de Roopak Sinha, Parthasarathi Roop, Samik Basu ...

Series series Engineering (R0)
This book describes an approach for designing Systems-on-Chip such that the system meets precise mathematical requirements. The methodologies presented enable embedded systems designers to reuse intellectual property (IP) blocks from existing designs in an efficient, reliable manner, automatically generating correct SoCs from multiple, possibly mismatching, components. ... Leer más

$89.09 USD

This book describes an approach for designing Systems-on-Chip such that the system meets precise mathematical requirements. The methodologies presented enable embedded systems designers to reuse intellectual property (IP) blocks from existing designs in an efficient, reliable manner, automatically generating correct SoCs from multiple, possibly mismatching, components.
... Leer más
Foundations of Hardware IP Protection

Edición de Lilian Bossuet, Lionel Torres ...

Series series Engineering (R0)
This book provides a comprehensive and up-to-date guide to the design of security-hardened, hardware intellectual property (IP). Readers will learn how IP can be threatened, as well as protected, by using means such as hardware obfuscation/camouflaging, watermarking, fingerprinting (PUF), functional locking, remote activation, hidden transmission of data, hardware Trojan detection, protection ... Leer más

$80.99 USD

This book provides a comprehensive and up-to-date guide to the design of security-hardened, hardware intellectual property (IP). Readers will learn how IP can be threatened, as well as protected, by using means such as hardware obfuscation/camouflaging, watermarking, fingerprinting (PUF), functional locking, remote activation, hidden transmission of data, hardware Trojan detection, protection
... Leer más
High Performance Integer Arithmetic Circuit Design on FPGA

Architecture, Implementation and Design Automation

de Ayan Palchaudhuri, Rajat Subhra Chakraborty ...

Series series Engineering (R0)
This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable and bit-sliced architectures of these circuits, by directly instantiating ... Leer más

$89.99 USD

This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable and bit-sliced architectures of these circuits, by directly instantiating
... Leer más
SystemVerilog Assertions and Functional Coverage

Guide to Language, Methodology and Applications

de Ashok B. Mehta ...

Series series Engineering (R0)
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SystemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification using SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source ... Leer más

$143.99 USD

This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SystemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification using SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source
... Leer más
Testing of Interposer-Based 2.5D Integrated Circuits

de Ran Wang, Krishnendu Chakrabarty ...

Series series Engineering (R0)
This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits. The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer, at-speed interconnect testing, built-in self-test architecture, extest scheduling, and a ... Leer más

$89.99 USD

This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits. The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer, at-speed interconnect testing, built-in self-test architecture, extest scheduling, and a
... Leer más
Functional Verification of Dynamically Reconfigurable FPGA-based Systems

de Lingkan Gong, Oliver Diessel ...

Series series Engineering (R0)
This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain ... Leer más

$89.09 USD

This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain
... Leer más
Dependable Multicore Architectures at Nanoscale

Edición de Marco Ottavi, Dimitris Gizopoulos, Salvatore Pontarelli ...

Series series Engineering (R0)
This book provides comprehensive coverage of the dependability challenges in today's advanced computing systems. It is an in-depth discussion of all the technological and design-level techniques that may be used to overcome these issues and analyzes various dependability-assessment methods. The impact of individual application scenarios on the definition of challenges and solutions is considered ... Leer más

$89.99 USD

This book provides comprehensive coverage of the dependability challenges in today's advanced computing systems. It is an in-depth discussion of all the technological and design-level techniques that may be used to overcome these issues and analyzes various dependability-assessment methods. The impact of individual application scenarios on the definition of challenges and solutions is considered
... Leer más
UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

de Martin Daněk, Leoš Kafka, Lukáš Kohout, Jaroslav Sýkora, Roman Bartosiński ...

Series series Engineering (R0)
This book describes a specification, microarchitecture, VHDL implementation and evaluation of a SPARC v8 CPU with fine-grain multi-threading, called micro-threading. The CPU, named UTLEON3, is an alternative platform for exploring CPU multi-threading that is compatible with the industry-standard GRLIB package. The processor microarchitecture was designed to map in an efficient way the data-flow ... Leer más

$89.99 USD

This book describes a specification, microarchitecture, VHDL implementation and evaluation of a SPARC v8 CPU with fine-grain multi-threading, called micro-threading. The CPU, named UTLEON3, is an alternative platform for exploring CPU multi-threading that is compatible with the industry-standard GRLIB package. The processor microarchitecture was designed to map in an efficient way the data-flow
... Leer más
Exploring Memory Hierarchy Design with Emerging Memory Technologies

de Guangyu Sun ...

Series series Engineering (R0)
This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc. The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the “memory wall.” The ... Leer más

$89.09 USD

This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc. The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the “memory wall.” The
... Leer más

eReaders

Aplicaciones

Accesorios

¿Qué es Kobo Super Points?

Prémiate

Carrito de compra

¡Obtienes el tratamiento VIP!

Tu carrito de compra está vacío

Disponible el:

1 audiolibro mensual

+ Prueba gratis de 30 días

Disponible el:

1 audiolibro mensual

+ Prueba gratis de 30 días

Recomendado para ti

Engineering (R0) Serie de eBooks

Symbolic Parallelization of Nested Loop Programs

La gente que leyó esto también disfrutó

SVA: The Power of Assertions in SystemVerilog

Digital Logic Design Using Verilog

Correct-by-Construction Approaches for SoC Design

Foundations of Hardware IP Protection

High Performance Integer Arithmetic Circuit Design on FPGA

SystemVerilog Assertions and Functional Coverage

Testing of Interposer-Based 2.5D Integrated Circuits

Functional Verification of Dynamically Reconfigurable FPGA-based Systems

Dependable Multicore Architectures at Nanoscale

UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

Exploring Memory Hierarchy Design with Emerging Memory Technologies

eReaders

Aplicaciones

Accesorios

Carrito de compra

¡Obtienes el tratamiento VIP!

Tu carrito de compra está vacío

Disponible el:

1 audiolibro mensual

+ Prueba gratis de 30 días

Disponible el:

1 audiolibro mensual

+ Prueba gratis de 30 días

Recomendado para ti

Engineering (R0) Serie de eBooks

Mostrar:

La gente que leyó esto también disfrutó