Rakuten Kobo

Shopping Cart

Item(s) unavailable for purchase

Please review your cart. You can remove the unavailable item(s) now or we'll automatically remove it at Checkout.

itemsitem

- Includes eBooks
  
  Includes audiobooks
  
  Includes 30 hours of listening time
  
  No commitment, cancel anytime at kobo.com/account/subscriptions
  
  Get 1 credit every month for the audiobook of your choice
  
  No commitment, cancel anytime at kobo.com/account/subscriptions
  
  Includes eBooks
  
  Includes audiobooks
  
  Includes 30 hours of listening time
  
  No commitment, cancel anytime at kobo.com/account/subscriptions
  Audiobook
  by ,
  
  Available:
  
  . No commitment, cancel anytime at kobo.com/account/subscriptions.
  
  Pre-order
  1 audiobook monthly
  
  + FREE 30-day trial
  
  Special Offer
  
  Get 1 credit every month to exchange for an audiobook of your choice
  
  *No commitment, cancel anytime
  
  FREE

itemsitem

Includes eBooks

Includes audiobooks

Includes 30 hours of listening time

No commitment, cancel anytime at kobo.com/account/subscriptions

Get 1 credit every month for the audiobook of your choice

No commitment, cancel anytime at kobo.com/account/subscriptions

Includes eBooks

Includes audiobooks

Includes 30 hours of listening time

No commitment, cancel anytime at kobo.com/account/subscriptions
Audiobook
by ,

Available:
. No commitment, cancel anytime at kobo.com/account/subscriptions.

Pre-order
1 audiobook monthly

+ FREE 30-day trial

Special Offer

Get 1 credit every month to exchange for an audiobook of your choice

*No commitment, cancel anytime

FREE

Recommended For You

Skip side bar filters

Symbolic Parallelization of Nested Loop Programs

by Alexandru-Petru Tanase, Frank Hannig, Jürgen Teich ...

Series series Engineering (R0)
This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime ... Read more

$115.99 CAD

This book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime
... Read more

SVA: The Power of Assertions in SystemVerilog

by Surrendra Dudani, Eduard Cerny, John Havlicek, Dmitry Korchemny ...

Series series Engineering (R0)
This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of ... Read more

$141.99 CAD

This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of
... Read more
Digital Logic Design Using Verilog

Coding and RTL Synthesis

by Vaibbhav Taraate ...

Series series Engineering (R0)
This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The ... Read more

$109.99 CAD

This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The
... Read more
Correct-by-Construction Approaches for SoC Design

by Roopak Sinha, Parthasarathi Roop, Samik Basu ...

Series series Engineering (R0)
This book describes an approach for designing Systems-on-Chip such that the system meets precise mathematical requirements. The methodologies presented enable embedded systems designers to reuse intellectual property (IP) blocks from existing designs in an efficient, reliable manner, automatically generating correct SoCs from multiple, possibly mismatching, components. ... Read more

$115.99 CAD

This book describes an approach for designing Systems-on-Chip such that the system meets precise mathematical requirements. The methodologies presented enable embedded systems designers to reuse intellectual property (IP) blocks from existing designs in an efficient, reliable manner, automatically generating correct SoCs from multiple, possibly mismatching, components.
... Read more
Foundations of Hardware IP Protection

Edited by Lilian Bossuet, Lionel Torres ...

Series series Engineering (R0)
This book provides a comprehensive and up-to-date guide to the design of security-hardened, hardware intellectual property (IP). Readers will learn how IP can be threatened, as well as protected, by using means such as hardware obfuscation/camouflaging, watermarking, fingerprinting (PUF), functional locking, remote activation, hidden transmission of data, hardware Trojan detection, protection ... Read more

$115.99 CAD

This book provides a comprehensive and up-to-date guide to the design of security-hardened, hardware intellectual property (IP). Readers will learn how IP can be threatened, as well as protected, by using means such as hardware obfuscation/camouflaging, watermarking, fingerprinting (PUF), functional locking, remote activation, hidden transmission of data, hardware Trojan detection, protection
... Read more
High Performance Integer Arithmetic Circuit Design on FPGA

Architecture, Implementation and Design Automation

by Ayan Palchaudhuri, Rajat Subhra Chakraborty ...

Series series Engineering (R0)
This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable and bit-sliced architectures of these circuits, by directly instantiating ... Read more

$115.99 CAD

This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable and bit-sliced architectures of these circuits, by directly instantiating
... Read more
SystemVerilog Assertions and Functional Coverage

Guide to Language, Methodology and Applications

by Ashok B. Mehta ...

Series series Engineering (R0)
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SystemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification using SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source ... Read more

$179.99 CAD

This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SystemVerilog Functional Coverage. Readers will benefit from the step-by-step approach to functional hardware verification using SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source
... Read more
Testing of Interposer-Based 2.5D Integrated Circuits

by Ran Wang, Krishnendu Chakrabarty ...

Series series Engineering (R0)
This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits. The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer, at-speed interconnect testing, built-in self-test architecture, extest scheduling, and a ... Read more

$115.99 CAD

This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits. The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer, at-speed interconnect testing, built-in self-test architecture, extest scheduling, and a
... Read more
Functional Verification of Dynamically Reconfigurable FPGA-based Systems

by Lingkan Gong, Oliver Diessel ...

Series series Engineering (R0)
This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain ... Read more

$115.99 CAD

This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain
... Read more
Dependable Multicore Architectures at Nanoscale

Edited by Marco Ottavi, Dimitris Gizopoulos, Salvatore Pontarelli ...

Series series Engineering (R0)
This book provides comprehensive coverage of the dependability challenges in today's advanced computing systems. It is an in-depth discussion of all the technological and design-level techniques that may be used to overcome these issues and analyzes various dependability-assessment methods. The impact of individual application scenarios on the definition of challenges and solutions is considered ... Read more

$115.99 CAD

This book provides comprehensive coverage of the dependability challenges in today's advanced computing systems. It is an in-depth discussion of all the technological and design-level techniques that may be used to overcome these issues and analyzes various dependability-assessment methods. The impact of individual application scenarios on the definition of challenges and solutions is considered
... Read more
UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

by Martin Daněk, Leoš Kafka, Lukáš Kohout, Jaroslav Sýkora, Roman Bartosiński ...

Series series Engineering (R0)
This book describes a specification, microarchitecture, VHDL implementation and evaluation of a SPARC v8 CPU with fine-grain multi-threading, called micro-threading. The CPU, named UTLEON3, is an alternative platform for exploring CPU multi-threading that is compatible with the industry-standard GRLIB package. The processor microarchitecture was designed to map in an efficient way the data-flow ... Read more

$115.99 CAD

This book describes a specification, microarchitecture, VHDL implementation and evaluation of a SPARC v8 CPU with fine-grain multi-threading, called micro-threading. The CPU, named UTLEON3, is an alternative platform for exploring CPU multi-threading that is compatible with the industry-standard GRLIB package. The processor microarchitecture was designed to map in an efficient way the data-flow
... Read more
Exploring Memory Hierarchy Design with Emerging Memory Technologies

by Guangyu Sun ...

Series series Engineering (R0)
This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc. The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the “memory wall.” The ... Read more

$115.99 CAD

This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc. The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the “memory wall.” The
... Read more

eReaders

Apps

Accessories

What is Kobo Super Points?

Reward Yourself

Shopping Cart

You're getting the VIP treatment!

Your Shopping Cart is empty

Available:

1 audiobook monthly

+ FREE 30-day trial

Available:

1 audiobook monthly

+ FREE 30-day trial

Recommended For You

Engineering (R0) eBook Series

Symbolic Parallelization of Nested Loop Programs

People who read this also enjoyed

SVA: The Power of Assertions in SystemVerilog

Digital Logic Design Using Verilog

Correct-by-Construction Approaches for SoC Design

Foundations of Hardware IP Protection

High Performance Integer Arithmetic Circuit Design on FPGA

SystemVerilog Assertions and Functional Coverage

Testing of Interposer-Based 2.5D Integrated Circuits

Functional Verification of Dynamically Reconfigurable FPGA-based Systems

Dependable Multicore Architectures at Nanoscale

UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs

Exploring Memory Hierarchy Design with Emerging Memory Technologies

eReaders

Apps

Accessories

Shopping Cart

You're getting the VIP treatment!

Your Shopping Cart is empty

Available:

1 audiobook monthly

+ FREE 30-day trial

Available:

1 audiobook monthly

+ FREE 30-day trial

Recommended For You

Engineering (R0) eBook Series

Show:

People who read this also enjoyed